Achronix Semiconductor Corporation is a fabless semiconductor corporation based in Santa Clara, California, offering high-performance FPGA solutions. Achronix is the only supplier to have both high-performance and high-density standalone FPGAs and embedded FPGA (eFPGA) solutions in high-volume production. Achronix's FPGA and eFPGA IP offerings are further enhanced by ready-to-use PCIe accelerator cards targeting AI, ML, networking and data center applications. All of Achronix's products are supported by best-in-class EDA software tools.

Job Description/Responsibilities

The successful candidate will be responsible for the development of high-performance digital logic used in standalone and embedded FPGAs. Primary focus is on designing and optimizing digital logic at the RTL level to meet functional and performance requirements.

Responsibilities include the following:

Work closely with system architects and/or customers to understand system-level requirements and translate them into RTL specifications
Create and maintain design documentation, including specifications, test plans and design reviews
Develop RTL code using Verilog/SystemVerilog to describe the behavior of digital circuits
Optimize RTL code for area, power and performance while meeting design constraints
Conduct CDC, sanity and lint checks to verify overall consistency and integrity
Work with verification engineers to validate the design against functional and performance requirements, debug issues, report and track bugs to closure
Work with backend engineers to develop synthesis constraints and assist with timing closure
Assist in post-silicon bringup and validation
Mentor junior engineers

Required Skills

Experience designing and maintaining flows and methodologies from scratch
Familiarity with ASIC design flow, including synthesis, timing closure, linting and CDC verification
Proven experience in RTL design using Verilog/SystemVerilog
Strong understanding of digital design principles, data path, control path, and finite state machines
Proficiency in creating and using Makefiles
Familiarity with using and/or designing FPGAs is a plus
Familiarity with a scripting language (python or perl) is a plus
Familiarity with version control systems (e.g., perforce, git) is a plus
Excellent problem solving and debugging skills
Well organized with strong communication and teamwork skills

Education and Experience

BS/MS in Electrical Engineering or Computer Science + 2-10 years experience

The compensation range for this position is $120,000–$190,000. Salary ranges dependent on experience and location.

Apply for this Job

* Required

First Name *

Last Name *

Email *

Phone *

Resume/CV *

Dropbox Google Drive

(File types: pdf, doc, docx, txt, rtf)

When autocomplete results are available use up and down arrows to review

+ Add another education

LinkedIn Profile

Website

Is the applicant a US citizen, a US permanent resident (i.e., a green card holder), or a protected individual under the Immigration Reform and Control Act of 1986 (e.g. asylee or refugee)? *

Achronix is committed to full compliance with US export control regulations under the Export Administration Regulations (EAR). In order to ensure compliance, Achronix must determine US citizenship or US visa/immigration status of all prospective applicants for this position.

If you answered no to the question above, for US export control regulations compliance purposes, what is/are your country(ies) of origin, citizenship, and most recent country of residence? *

Any birth, citizenship, or country of residence information provided will be reviewed solely for export control compliance purposes. Citizenship information will be handled in accordance with Achronix’s policies prohibiting discrimination based upon classifications protected by federal, state, or local law. Achronix is committed to full compliance with applicable anti-discrimination laws.

When you submit a job application through our website, your personal data will be collected by Achronix Semiconductor Corporation (“Controller”), located at 2903 Bunker Hill Lane, Suite 200 Santa Clara, CA 95054, United States of America, and can be contacted by emailing info@achronix.com. Controller’s data protection officer is Michael Ng, can be contacted by emailing michaelng@achronix.com. Your personal data will be processed for the purposes of managing Controller’s recruitment related activities, which includes setting up and conducting interviews, tests for applicants, evaluating and assessing the results thereto, and as is otherwise needed in the recruitment and hiring processes. Such processing is legally permissible under Art. 6(1)(f) of Regulation (EU) 2016/679 (General Data Protection Regulation) as necessary for the purposes of the legitimate interests pursued by the Controller, which are the solicitation, evaluation, and selection of applicants for employment. Your personal data will be shared with Greenhouse Software, Inc., a cloud services provider located in the United States of America and engaged by the Controller to help manage its recruitment and hiring process on the Controller’s behalf. Accordingly, if you are located outside of the United States, your personal data will be transferred to the United States once you submit your job application through our website. Because the European Union Commission has determined that United States data privacy laws do not meet adequate level of protection for personal data collected from EU data job applicants, the transfer will be subject to appropriate additional safeguards under the Privacy Shield. You can obtain a copy of the Privacy Shield by contacting us at info@achronix.com. Your personal data will be retained by the Controller as long as the Controller determines it is necessary to evaluate your application for employment. Under the GDPR, you have the right to request access to your personal data, to request that your personal data be rectified or erased, and to request that processing of your personal data be restricted. You also have the right to data portability. In addition, you may lodge a complaint with an EU supervisory authority. *

Please answer one of the following questions: *

Q1. Describe a situation where you had to successfully do DFT implementation on ASIC.

Q2. In your experience, how have you utilized a scripting language (Python) to automate fault testing processes for FPGA core fabric?

Our system has flagged this application as potentially being associated with bot traffic. Please turn off any VPNs, clear your browser cache and cookies, or try submitting your application in a different browser. If this issue persists, please reach out to our support team via our help center.

Please complete the reCAPTCHA above.

Staff/Senior Hardware Engineer – Core Technology

Job Description/Responsibilities

Required Skills

Education and Experience

Apply for this Job